We designed a nickel-assisted process to obtain graphene with sheet resistance as low as 80 Ω square -1 from silicon carbide films on Si wafers with highly enhanced surface area. The silicon carbide film acts as both a template and source of graphitic carbon, while, simultaneously, the nickel induces porosity on the surface of the film by forming silicides during the annealing process which are subsequently removed. As stand-alone electrodes in supercapacitors, these transfer-free graphene-on-chip samples show a typical double-layer supercapacitive behaviour with gravimetric capacitance of up to 65 F g -1 . This work is the first attempt to produce graphene with high surface area from silicon carbide thin films for energy storage at the wafer-level and may open numerous opportunities for on-chip integrated energy storage applications.
Introduction
An electrochemical capacitor, commonly known as a supercapacitor, has great potential as energy storage devices, as it has a prolonged service life and can be fully charged or discharged in just a few seconds [1] .
Supercapacitors are capable of delivering an order of magnitude larger (10,000 Wkg -1 ) power density more than lithium-ion batteries and two orders of magnitude higher (10 Whkg -1 ) energy density than electrolytic capacitors [2] . Thus they show advances over commonly used energy storage devices such as lithium-ion rechargeable batteries, which have the undesirable characteristics of slow power output, and limited life cycles [3] .
Carbon materials are low-cost and abundant in nature and they are one of the major active materials in supercapacitors to yield electrochemically stable double-layer capacitance [4, 5] . Carbide derived carbon (CDC) materials, a less known class of carbon, has attracted considerable attention in recent years due to their high surface area and tuneable pore structure [2, [6] [7] [8] , leading to extensive research on CDC-based energy storage devices. For example, titanium carbide derived carbon (TiC-DC) and zirconium carbide derived carbon (ZrC-DC) powders show porous structure that plays a vital role in supercapacitor performance [9, 10] .
Silicon carbide (SiC), mainly in powder form, has recently gained momentum for energy storage. The microstructure of SiC powders can be controlled by varying the synthesis conditions [11] , hence tailoring the ion diffusion length [12] . SiC can tolerate extreme conditions and meet the critical energy storage requirements, such as high temperature, corrosive media, operation in high radiation exposure and ultra-high g-shock resilience [13] . These beneficial features opened up a window for SiC derived carbon (SiC-DC) based energy storage applications. SiC-DC powders obtained by halogenation have a high specific surface area and tuneable microstructure with a narrow pore size distribution [11] . However, the prepared SiC-DC powders via this approach are not viable for fabricating on-chip supercapacitors.
In our recent work, we demonstrated a Ni-Cu catalytic graphitisation technique to produce bilayer graphene from 3C-SiC, which is the cubic form of SiC and can be grown heteroepitaxially on Si wafers with sheet resistance as low as 25 Ω square -1 [14] . This wafer-level technology is readily scalable and can be used to fabricate thousands of microdevices simultaneously [15] . Therefore, it can be applied to microsupercapacitors [16] , but does not offer a high surface area for charge storage purposes. We will show that in order to enhance the suitability for on-chip energy storage, we need to create large surface area and high porosity in the underlying 3C-SiC film. Herein, we propose a novel approach to simultaneously prepare a few-layer graphene over an extremely rugged epitaxial 3C-SiC surface. It is known that nickel can be used to induce graphitisation on the surface of the silicon carbide at a rather low temperature [17] , but this approach has subsequently been dismissed because it tends to be uncontrolled and not uniform, creating a pronounced topography on the surface. However, if this secondary and usually detrimental aspect of pitting and protrusions on the SiC surface caused by nickel-induced graphitisation happened in a controlled fashion, this process would provide an unparalleled advantage for energy storage applications. As a matter of fact, this process would simultaneously provide a highly conductive surface (graphene) over an enhanced and accessible surface area. In this work, we pursue this idea and we demonstrate a CDC methodology to synthesise continuous graphene layers with increased surface area and low sheet resistance. Preliminary results indicate the merit of using epitaxial SiC-derived graphene for on-chip energy storage, offering advantageous miniaturisation prospects for a number of integrated microsystems such as sensors and energy harvesters.
Experimental
An epitaxial 3C-SiC layer was firstly grown on a Si (100) wafer via a calcination process at 1000 °C with SiH 4 (99.9994%) and C 3 H 6 (99.9999%) supplied alternatively into a customised, horizontal, hot wall, lowpressure chemical vapour deposition furnace [18] . An n-type, unintentional doping of 10 16 -10 17 cm −3 was observed after the growth of a crystalline 3C-SiC layer (~300 nm thick) on the silicon wafer [19] . The 3C-SiC/Si wafer acted as a template to accommodate graphitisation and was coated with a thin nickel film (~2 nm) by using a DC Ar + ion sputterer with a deposition current of 100 mA at a base pressure of 8×10 −2 mbar.
The wafer was annealed for 2h by conventional furnace annealing (FA, temperature ramping at ~25 °C min Prior to ion milling, the samples were protected with a 5keV e-beam deposited Pt cap to preserve the initial surface integrity. The samples were then prepared by FIB milling with a Ga ion beam at 30keV to a thickness of ~1 µm and then polished using an Ar ion beam at 500eV to remove the Ga ion damage and to obtain electron transparency for high resolution imaging. Then the samples were inserted into an FEI Titan Cs corrected TEM operated at 80keV. Atomic Force Microscopy (AFM) with a NT-MDT Integra spectra system was used to scan the surface texture on the samples. Sheet resistance of catalytic graphene formed on 3C-SiC/Si wafers, as well as the reference 3C-SiC/Si wafer, was measured using macroscopic Van der Pauw structures over 1×2 cm 2 .
All samples (1×2 cm 2 ) were dried and directly assembled as working electrodes with an Ag/AgCl reference electrode and a platinum counter electrode in a three-electrode cell setup. The electrochemical tests were was performed on the same instrument at a frequency range of 100 kHz to 100 mHz with an alternating current amplitude of 10 mV. Galvanostatic charge and discharge performance was evaluated at current densities of 1-10 µA cm -2 , respectively on a Radiometer Analytical Voltalab 40 device.
Results and discussion

Material Characterization
Figure 1 demonstrates the mechanism to grow graphene on 3C-SiC/Si wafers. A thin layer (~2 nm) of nickel metal is firstly sputtered on a 3C-SiC/Si wafer, as shown in Figure 1 . Nickel plays a crucial role in our approach to dissociate the Si-C bonds [20] , forms nickel silicides and graphitic carbon [21] , and simultaneously creates porosity on the surface of 3C-SiC/Si wafers. The released graphitic carbon (from the 3C-SiC) evolves not only at the SiC/Ni interface, but also in the surrounding silicides layers [22] , and it evolves in crystalline form to produce graphene. The overall reaction to represent the synthesis routine can be simplified as follows:
(where x,y = 1-2)
Silicides and unreacted nickel are etched by sonication in the Freckle solution with extreme care to retain the graphene layers on the SiC/Si wafer [17] .
Raman spectroscopy is a powerful and non-destructive technique to assess the graphitic structure by comparing the D and G Raman bands. The G band (~1580 cm -1 ) reveals the phonon vibration in the E 2g mode, while the D band (~1350 cm -1 ) corresponds to the defects and disordered nature of sp 2 carbon network. The intensity ratio of D and G peak (I D /I G ) attributes to the degree of reduction of sp 2 structure and defects [23] . A higher value of I D /I G indicates a more defective crystalline structure. SiC-DC powders processed by halogenation have a small pore size with a high value of I D /I G , indicating an abundance of defective sites [24] . In our approach, the metal-induced graphitized carbon (graphene) on 3C-SiC/Si wafer shows relatively low I D /I G values (0.7-1.2, Table 1 ), indicating low defectivity of the graphene.
High resolution XPS spectra of the C1s peak studied here are shown in Figure 2 for all samples, where the C1s peak is de-convoluted into two fitting peaks. The enriched graphene layer can be identified at ~285 eV as graphitic carbon, while the carbidic Si-C bonds are located at ~283 eV, attributed to the underlying 3C-SiC film. To quantitatively identify the number of produced graphene layers (t) on the 3C-SiC/Si wafer, the intensity ratio of the photoelectrons of graphene (N G ) and 3C-SiC (N R , as a reference) peak in the high resolution XPS spectra is calculated as per the following equation [25] , given the interlayer spacing of 3.35 Å for graphene [26] .
where T represents the transmission function of the analyser; E stands for the kinetic energy of photoelectrons; ρ is the atomic density of the materials; C means the differential cross section; and λ refers to the inelastic mean free path from the TPP-2M formula [27] . Owning to photoelectron diffraction, a geometrical correction factor, F, is also included in the equation. The superscript ' indicates quantities referred to the graphene overlayer as opposed to the 3C-SiC bulk. By solving t from the equation, the number of graphene layers for each sample is determined to be 8.3, 13.7, 14.1, and 24.8 for F 1 , F 2 , R 1 and R 2 , respectively, as recorded in Table 1 .
Top-down SEM images (Figure 3) show that the initial surface of the pristine 3C-SiC (Figure 3(a) ) possesses a high density of rectangular-shaped hillocks, which are the typical signature of stacking faults with two-fold symmetry on (100) surfaces [28] . The surface of all the graphene samples ( Figure 3 
Electrochemical Analysis
CV curves of F 1 , F 2 , R 1 , R 2 and reference 3C-SiC/Si samples at different sweep rates are exhibited in Figure   6 (a)-(e). All electrodes present a rectangular shape, indicating a pre-dominant double-layer storage mechanism. Each electrode shows similar CV curves at various scanning rates, exhibiting high reversibility of the double-layer behaviour. Minor cathodic and anodic humps appear around ~0.2 V and they are most likely originating from Ni 2+ impurity residues [14, 29] , providing a minor pseudocapacitance component.
All of the annealed samples have much higher responsive current densities along the voltage scan region, indicating a much higher capacitance over the reference 3C-SiC/Si, which delivers rather limited capacitance. The enhanced electrochemical behaviour for the annealed 3C-SiC/Si wafers is attributed to the grown graphene layers, which store ionic charge on their surface. The specific area capacitances (F cm -2 ) of F 1 , F 2 , R 1 , R 2 and the reference 3C-SiC/Si samples versus scan rates are plotted in Figure 6 (f). These are calculated from the CV curves against the apparent geometric electrode working area (2 cm 2 ). R 1 exhibits the best capacitive performance. The area capacitance calculated for the lowest scan rate (5 mV s -1 ) is 31.8, 37.5, 69.5, 34.4 and 6.2 µF cm -2 for F 1 , F 2 , R 1 , R 2 and reference 3C-SiC/Si, respectively. To convert the area capacitance (C A , F cm -2 ) to gravimetric capacitance (C G , F g -1 ), we use the equation below:
where ρ a is the atomic density of monolayer graphene (3.8×10 15 atoms cm -2 ); N A represents Avogadro's Constant (6.022×10 23 mol -1 ); M C is the molar mass of carbon (12.01 g mol -1 ); and t is the number of graphene layers as obtained from Equation (2) . The values of the area and gravimetric capacitance at a scan rate of 5 mV s -1 , as well as the sheet resistance, RMS roughness (Rq, nm), and the number of graphene layers measured via XPS of each sample are listed in Table 1 .
The galvanostatic charge-discharge (GC) curves of F 1 , F 2 , R 1 , R 2 and the reference 3C-SiC/Si electrodes are shown in Figures 7. All the curves show no obvious IR drops, suggesting low series resistances in these electrodes. Each graphene sample exhibits similar charge and discharge curves for the different current densities, indicative of a high reversibility. Distortions are found for R 1 and R 2 at ~0.4 V and they can be ascribed to the reactions of Ni 2+ residues [14] . Note that we use similar Freckle etching time for all samples.
R 1 and R 2 have a significantly higher surface roughness than the other samples, making a complete removal of Ni 2+ residues more challenging. The R 1 electrode shows the longest discharge time for each current density, in agreement with the largest area capacitance among all the electrodes as per Table 1 , which are calculated from the CV curves (Table 1 ). While at low current densities the charge/discharge times show more variations, at high current rates, the discharge times for R 2 , F 1 , and F 2 all converge to similar values, in line with the comparable area capacitances calculated from the CV curves.
Electrochemical Impedance Spectroscopy (EIS) is a prominent measure to assess the internal resistance of supercapacitors. Figure 8 shows the Nyquist plots of F 1 , F 2 , R 1 , R 2 and the reference 3C-SiC/Si electrodes in a 3 M KCl electrolyte solution. The equivalent circuit model is also shown in the inset, where Rs is the electrolyte resistance (which includes the electrode resistance, the bulk electrolyte resistance and the resistance at the electrolyte/electrode interface); C D is the double layer capacitance; R CT is the charge transfer resistance; W is the Warburg impedance; and C F is the Faradic pseudocapacitance [30] . All the Nyquist plots exhibit nearly vertical slopes in the low frequency region, indicating good capacitor behaviour of all the supercapacitor cells. The intercept of the real part axis at the high frequency region, as seen in the magnified view in the inset of Figure 8 , is related to the electrolyte resistance (R s ) [31] . We found that all graphene samples have much smaller values of R s than the reference 3C-SiC/Si, as expected, showing a highly improved bulk electrolyte resistance, in good agreement with their decreased sheet resistance. The diameter of the semicircle on the plot reveals the charge transfer resistance (R CT ); the reference 3C-SiC/Si has a larger semicircle than the other four catalytic graphene samples, indicative of a much larger R CT , which is related to the low carrier doping and leads to limited capacitance. As graphene evolves on the 3C-SiC/Si wafers, the charge transfer resistance of the cell is further decreased, as evidenced by the presence of smaller semicircles. These EIS results further confirm the improved conductivity of the supercapacitor cell with the catalytic graphene-on-chip electrodes, which deliver enhanced electrochemical performance compared to the reference bare 3C-SiC/Si electrode.
Final Discussion
As shown in Table 1 , the synthesised graphene on SiC films plays a dual role in our on-chip supercapacitors -it reduces significantly the sheet resistance of the bare SiC and accumulates charges for double-layer capacitance. R 1 has the best electrochemical performance in terms of area capacitance (69.5 µF cm -2 ) and gravimetric capacitance (65.0 F g -1 ) among all samples. We credit this to its low sheet resistance (80 Ω square -1 ), combined with the large RMS roughness (66 nm), which results in a larger surface area to facilitate charge storage on the graphene surface.
F 2 has a similar sheet resistance (80 Ω square -1 ) to that of sample R 1 , and a similar number of graphene layers, but its electrochemical performance is much poorer. We attribute this to its lower RMS roughness (41 nm), leading to a lower total surface area. R 2 has similar RMS roughness (70 nm vs. 66 nm) to R 1 , but yields lower area capacitance and gravimetric capacitance. We ascribe this to its larger sheet resistance (236 Ω square -1 ). It is worth noting that the merit of large RMS roughness of R 2 is suppressed by its large sheet resistance, giving a similar value of area capacitance to F 2 . Sample F 1 shows the lowest area capacitance among the four graphene samples, likely due to the highest sheet resistance (680 Ω square -1 ) combined to the smallest RMS roughness (23 nm).
In terms of graphene characteristics, we note that R 1 , with ~14 graphene layers, delivers the best area and gravimetric capacitance, whereas R 2, with ~25 layers, shows the worst gravimetric capacitance, and F 1 , with the fewest layers, yields the second best gravimetric capacitance. Thus it seems that a larger number of graphene layers does not correspond to a better electrochemical performance. This is an indication that only the few accessible graphene layers on top of the samples are essentially active in the double-layer charge storage, thus in determining the overall capacitance. In order to maximize the amount of accessible layers, the surface of graphene has to be as rugged as possible to create sufficient ion diffusion paths on the electrode. This means the synthesised graphene layers on SiC require a combination of low resistance and sufficiently high surface roughness to favorably make them accessible. A large increase in graphene layers like in the case of R 2 would demand further substantial increase in roughness to facilitate maximum accessibility of all available layers. Sample R 1 here demonstrates an optimal combination of surface roughness, graphene layer number and sheet resistance, to make the majority of graphene surface available for double-layer formation, showing the best performance among all samples.
We also conclude from Table 1 that the range of I D /I G values for the graphene obtained here do not correlate to either sheet resistance, or the electrochemical performance. They only correlate to the different synthesis conditions. Note also that the sheet resistance is most likely related to a complex combination of the number of layers, defectivity and discontinuities of graphene.
Conclusions
We demonstrate a process to simultaneously achieve graphene on 3C-SiC films on silicon and enhance greatly the surface area of such films by tailoring a nickel-assisted catalytic process. The obtained samples possess low sheet resistance thanks to the presence of graphene, and high surface area thanks to the creation of extensive roughening on the underlying 3C-SiC film. As stand-alone on-chip electrodes, they show typical supercapacitive behaviour with a specific capacitance of up to 65.0 F g -1 (or 69.5 µF cm -2 ). We also indicate that the total accessible surface area and number of graphene layers is the key to high electrochemical performance. This new approach to the fabrication of electrodes for supercapacitors is transfer-free and can be performed at the wafer -level, and additionally it eliminates the need for conductive additives and binders that are typically used for electrochemical applications. By combining this approach with the patterning of graphene into an interdigitated structure as we proposed earlier [15] , this technology can be used to create micro-supercapacitors on silicon chips in a simple and effective way. 
